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Real-time embedded systems: where are we now? 
What is CPAL ?
Processes are recurrent Finite State Machines
Declarative programming & timing-augmented design flow







“The question [..] is no longer 
primarily, “can it be built”, 
but should it be built?” 
Real-time embedded systems: where are we now? 
Cross-domain technologies are there imo for 
the needs of the next 10-20 years: switched 
Ethernet, hypervisor, multicore, ...
Safety : a large body of standards, processes,  
tools, and know-how available  process-based 
to product-based
From federated to integrated architecture: 
complexity moved from hardware to software 
but remains high
Ongoing R&D (most low risks imo): mixed-
criticality systems, predictable multicore
platforms, hierarchical scheduling, incremental 
verification/certification, correctness in the value 
domain
Timing verification techniques: Deterministic 
resources + bounded workload = worst-case 
timing verification, end-to-end verification 
with heterogeneous resources possible, 
accuracy excellent even for large systems 
 Biggest threat to correctness is 
complexity
 Needed now is affordability (time, 
effort, money)
 We can simplify design phase & 
execution platforms thanks to 
computing power - our proposal: 




Contribution towards addressing what Thomas Henziger in [4] 
called the grand challenge in embedded software design
A
“ Offering high-level programming models that 
- permits the programmer to express desired reaction and 
execution requirements, 
- Permits the compiler and run-time systems to ensure that 
these requirements are satisfied ”





Figure from [2] and [3] 
Inspired from interpreter-based SIL4 interlocking systems 
e.g.: RATP, SNCF [5], Westingshouse
What is CPAL?
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A language to develop CPS - offering the right abstractions for 
functional and non-functional properties : activation patterns, 
FSM, scheduling, communication channel, introspection, etc  
A real-time execution engine that can be run on bare hardware
Write-Once Run-Everywhere with equally acceptable timing behaviors
Modelling and simulation language for Design Space Exploration













Finite State Machine describing the logic
of a process
Code
Activation of the tasks over time
Hello, world
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Why a new programming language for 
Embedded Systems ? 
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o General purpose programming languages do not offer the right abstractions 
for:
o Periodic activities and real-time scheduling
o Time measurements and manipulation
o Finite state machines
o High-level interfaces to I/Os
o etc
o Design for facilitating the writing of correct embedded code (incl. restrictions)
o “Write once, Run Anywhere” of Java does not guarantee anything about 
timing behaviour on different platforms
o Development environments are unnecessary complex and often expensive 
o Model interpretation, although slower, brings benefits in terms of ease of 
development, error monitoring at run-time, security, no semantics distortion 
between model and code, scalable redundancy, independence from the 
platform, etc. 
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Both functional and 
non-functional concerns




First time when the 
current and previous 
instances obtained 
the CPU
Introspection can serve to implement 
adaptive behaviours, such as algorithms 
that depend on the rate of execution or 




o With respect to synchronous languages ? 
o Less demanding programming style 
o No time-determinism but rather timing-predictability
o Not amenable yet to verification in the value domain
o Unlike pure Architecture Description Languages like Giotto 
and Prelude, CPAL is also a programming language and an 
execution platform
o Same time-triggered execution model as Giotto
o Could take advantage of the rich data-flow language of Prelude
o With respect to Papyrus-RT ?  
CPAL = Imperative programming in the functional 
domain + declarative programming in the non-
functional domain +  Time-Triggered execution 
platform
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Processes: recurring activities whose 
logic is described as Finite State Machine
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Finite-state Machines to 






Code both in states 
and transitions
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Periodic activation of a process 
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Execute first a 
transition (if 
possible) then the 
current state
 best responsiveness 
to external events
Move to next state
A transition 
can be fired ?
Wait until period has elapsed
NoYes
Stay in current state
Execute state-specific code 
One execution step
of the FSM
Execute common code 
Activation condition 









Execution order of processes 
remains the same in 
simulation mode and in 
real-time mode
Event-order determinism is not always needed and is not always 




Timing annotations can be inserted manually or 
by a Worst-Case Execution Time analyzer and 




Activation conditions are for 






frequency, jitters, data-flow 
(precedence, prod. rate), 
safety, etc   
Allocate the models to the core




Ideas drafted in [6] but scheduling 
synthesis not implemented yet
Basic schedulability analysis
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o WCET by measurements (runtime monitoring)
o Current scheduling policy is FIFO 
– Non-preemptiveness + enforce event-order determinism 
– Work-conserving unlike static cyclic scheduling
– But limited resource usage, offsets helps here
o Schedulability analysis with offsets is difficult 
– Exact analysis but exponential time
– Polynomial time but approximate  
o Better resource usage with the digraph task model  




Simulation: Some/IP SD [8,9]
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SOME/IP SD: service discovery for automotive Ethernet  
Objective: find the right tradeoff between subscription 







for a client 
 Simulation complementary to analysis 
 Models have been coupled with low-level simulator 
 Same models could be used to implement testbeds
UC#1
Developing CPS: 
a smart parachute for UAV [11]
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UAVs autopilots cannot be trusted –
minimal safety through a remote termination component
Partnership with Alérion company  
Termination upon  
loss of connection or 










 Actual max. latency depends on the ground speed target, the 
minimum acceptable altitude, the weight of the UAS and the 
characteristics of the parachute (opening time, lift, etc)
Model-based fault-injection
www.designcps.com 27
Time for the parachute to deploy (in seconds) and satisfaction of 
requirement R4 versus network quality ratio [11]








 Timing accurate simulation & delays injected in the simulation
 Execution on target is timing-equivalent to simulation
Ongoing research
UC#3
Thales FMTV challenge [12,13]
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Aerial video system to detect and track a moving
object, e.g. a vehicle on a roadway










o Low effort to model vs automata-based formalisms
o Model and graphical representation helped to highlight 
ambiguities
o Simulation helped to find errors in the analysis
o Simulation biased towards worst-case helped -> open 
problem
o None of the schedulability questions could be automated, 
e.g. “the minimum time distance between two  frames 
produced by the camera that will  not reach the display, for 
a buffer size  n = 3”
“Pen and paper”
Conclusion & future work
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o Positive feedback about CPAL through use-cases
o Ongoing dev: annotation language to map I/Os to variables
o Quality of the tool chain and documentation will be key
o Development of a commercial offering 
o Time-domain verification is low-risk, value-domain is open
o Timing equivalence between models in simulation and execution
Envisioned use-cases: 
 HW independence & scalable dependability
 Real-time IoT
 Adaptive and resilient CPS
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Thank you for your attention!
Want to give it a try? Binaries, 
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